<table>
<tr>
<td> [[Image:PMOM23A.png|thumb|550px610px|A planar structure with a two-layer conductor-backed substrate, two PEC patches located at the tops of the lower and upper substrate layers, four PEC vias located inside the lower substrate layer between the lower patch and bottom ground and an embedded dielectric film located inside the top substrate layer sandwiched between the two patches.]] </td>
</tr>
</table>